A CMOS 0.18µm 4bits PROGRAMMABLE DELAY CONTROL FOR UWB TIMED ARRAY BEAMFORMING RADAR APPLICATION

Alexandre M. de Oliveira¹, Jorge R. B. Garay¹, Henri Baudrand², Leandro T. Manera³, Sergio T. Kofuji¹ and João F. Justo¹.

amanicoba@pad.lsi.usp.br, jorge@pad.lsi.usp.br, henri.baudrand@laplace.univ-tlse.fr, manera@dsif.fee.unicamp.br, kofuji@usp.br, and jjusto@lme.usp.br. 1 Polytechnic School, University of São Paulo, São Paulo, Brazil.

2 Laplace laboratory, National Polytechnic Institute of Toulouse, Toulouse, France.

3 School of Electrical and Computer Engineering, State University of Campinas, Campinas, Brazil.

ABSTRACT. We present a Programmable Delay Control (PDC) for UWB Timed Array Radar Application, working with pulses in the GHz region, which requires a precise control of delays in the order of picoseconds. The major component of the PDC consists of a channel formed by two static inverters connected in series. Between the internal transition line (V_{linha}) and the ground line (Vss), a digital variable capacitor is used to control the time of transitions (low-to-high and high-to-low) through their different times of charging and discharging. The circuits are designed using the integrated Spice environment with MicroWind 3 and LTSpice 4 VLSI Full custom project tools with the IBM SiGe 0.18 um process foundry. The Spice simulations showed a controllable delay time between 0 and 97ps, which, in the EM tests with CST Microwave Studio 2011, resulted in a controlled beam with center frequency of 4GHz, angular width of 27 $^\circ$ and variable deflection between 12 $^\circ$ and -13°, with a 8.3dB directivity and sidelobe of-11dB.

Keywords: Delay Control, UWB Radar, Timed Array.

I. INTRODUCTION

Programmable delay controllers (PDC) are usually characterized to modify the rise and fall times of digital signals or other transition signals in integrated circuits (IC). In a PDC, the delay between input and output can be controlled digitally or analogically. In the analogic form, delay can be regulated by varying an analog control voltage, which allows a continuous adjustment of delay time [1]. In the digital form, delay can be regulated by discrete voltage levels [2] or discrete variation of a capacitance [3].

There are various applications for PDC circuits, e.g. in digitally controlled oscillator circuits [2], Phase-Loched Loops (PLL) circuits [4], Delay-locked Loops circuits [5], and high performance CMOS VLSI circuits, such as microprocessors and dynamic memories [6]. In all those applications, the PDC is an essential component and its accuracy directly affects the circuit performance [7].

De Oliveira *et. al* [8] has proposed the use of PDC to manage delay signals of stimulation, in the configuration of radar-Timed Array Transmitter. This allows controlling the beam direction without mechanical movement in an antenna. Figure 1 shows a schematic representation that illustrates the applicability of the proposed PDC.



Fig. 1. Radiation diagram of the UWB transmitter, created using a PDC array to illustrate a possible application. (a) Polar Fairfield, and (b) 3D Fairfield obtained with adjustment parameter PDC = 0000_B , 0000_B , 0000_B , and 0000_B .

This paper is organized as follows: Section II presents the PDC circuit architecture and design; Section III presents the antenna used in Electromagnetic (EM) simulations, Sections IV and V present the Spice and EM simulation results, while Section VI presents the conclusions.

II. MODELING AND DESIGN

All circuit and layout design of the proposed PDC were designed through the techniques of VLSI full custom using a Spice simulation environment and integrated with the LTSpice 4 and MicroWind 3 design tools. The design rules were those provided by IBM (7WL_4LM_ML_HK) foundry processes in 0.18um SiGe technology. For schematic and post-layout simulations, we considered effects of vertical and horizontal crosstalk coupling input noise variation with 10% of Vdd amplitude, and parameters processes variation by Monte Carlo.

According to Rabaey, Chandrakasan and Nikolic [9], it is possible to model the basic delay element as a first-order RC network, shown in Figure 2. The delay that the transient experiences in this RC network can be observed when applying a transition from logic low-to-high (Vin from 0 to Vdd). The transient response behavior of this circuit is exponential, given by equation (1) [9],

$$v_{out}(t) = \left(1 - e^{-t/_{RC}}\right) \tag{1}$$

where R is the resistance and C is the capacitance of the output node, both of delay element.





Fig. 2. First order RC network [9].

Another basic element of delay is the static inverter, which is the heart of all digital projects and its symbol is illustrated in Figure 3 (a).



Fig. 3. Static Inverter: (a) its symbol, (b) electrical schematic with two complementary transistors and the capacitance of the output node (C_L) and key model of the dynamic behavior of the static inverter V_{in} =0 in (c),and V_{in} =Vdd in (d) [9].

According to Rabaey, Chandrakasan and Nikolic [9], the static inverter consists basically of two CMOS transistors (Fig. 3(b)), being a PMOS (M1p) and a NMOS (M2n), and the capacitance of the output node (C_L), which is composed of the transistor drain capacitance, by the capacitance of the metal via and by *fan-out* capacitance. This model can be studied with the aid of key model, being the CMOS transistor considered an open key (infinite resistance) for $|v_{gs}| < |v_t|$ and closed key (finite resistance) for $|v_{gs}| < |v_t|$.

Neglecting the transition time of the input voltage (V_{in}) , i.e., considering an instantaneous transition from low-to-high logic level, from now on represented as $1 \rightarrow 0$ (Fig. 3 (c)), there is a transition time of $0 \rightarrow 1$ in V_{out} which will be determined by the charging time of the capacitor C_L through the channel resistance of the transistor M1p (R_p). The opposite also applies (Fig. 3 (d)), when there is a transition in the input voltage V_{in} of $0 \rightarrow 1$, with the transition time of the output voltage V_{out} of $1 \rightarrow 0$ determined by the relation R_n and C_L .

Therefore, it is possible specify that the delay time (t_p) of the signal is directly proportional to capacitance C_L and the resistance $R_{(n \text{ or } p)}$, which, according to Rabaey, Chandrakasan and Nikolic [9], can be represented by the equation,

$$t_p = \ln(2) C_L \left(\frac{R_n + R_p}{2}\right) \tag{2}$$

In the dynamic model, R_n and R_p are considered respectively as the resistances of the transistors NMOS and PMOS during the time of interest. Therefore, a basic adjustable delay element can be obtained with the static inverter with adjustment control, the channel transistors resistance (Fig. 4(a)), of capacitances (Fig. 4(b)), or both (Fig. 4(c)).



Fig. 4. Diagram of a basic delay element formed by the static inverter. (a) Time adjustment for the change in resistance, (b) of capacitance and (c) both.

A drawback of using the inverter as a basic delay element is the fact that it reverses the signal. Therefore, although there is a real delay in signal propagation, it suffers logic level inversion, which is not always interesting. In order to solve this problem, an arrangement with two inverters, connected in series, can be used. However, in this case, in addition to the load capacitance (C_L), it should be taken into consideration the gate capacitance (C_g) of input of the inverter output, which will directly influence the propagation time of the signal. Here, both are proportional to the size of the transistors gates, thus, Rabaey, Chandrakasan e Nikolic [9] defined,

$$C_{int} = \gamma C_g \tag{3}$$

where C_{int} is the intrinsic capacitance of the inverter output and γ is the factor of proportionality associated with the process technology and usually is close to 1 in most technologies [9].



Fig. 5. Delay element formed by two inverters static (a) and its respective waveforms illustrates (b).

In the case where two identical static inverters are associated (Fig. 5(a)) to create a delay element, the problem of signal inversion can be solved. However, it should be considered other features that influence the t_p . In this case, it is considered that the t_p will be directly proportional to the intrinsic time delay of the inverters (t_0) and according Rabaey, Chandrakasan and Nikolic [9], it is given by the equation (4),

$$t_p = \ln(2) C_L \left(\frac{R_n + R_p}{2}\right) \left(2 + \frac{C_{g2}^2 + C_{g1}C_L}{C_{g1}C_{g2}}\right)$$
(4)

which indicates that the propagation time is larger than twice the propagation time of a basic element formed with a static inverter. Once, in addition to considering the isolated capacitances of each inverter, one should also consider the gate capacitance, in addition to the metal via capacitance between the two inverters. The result of the delay in this topology is shown in figure 5(b), where the transition V_{iinha} occurs after the transition V_{in} and before transition V_{out} , being that V_{out} now is not inverted as a function of V_{in} .



Once it is obtained a basic delay element that does not invert the output signal as a function of its input, a variable delay element can be built, by varying any of its resistive or capacitive characteristics, or both.

Figure 6(a) illustrates the basic topology of the delay element formed by two static inverters connected to each other via an internal line with a capacitance with *Vss* that can be varied to provide different delay times. This capacitance directly influences the rise and fall times in tension V_{linha} . Once chosen the electrical characteristic that is used to control the delay, now it is necessary to choose the type of variable capacitor.



Fig. 6. Variable delay element formed by two static inverters (a) and its respective illustrated waveforms (b).

Here we propose the use of a digitally controlled capacitor with 4 control bits to integrate the programmable controller delay, as shown in Figure 7(a). The detail of the discretely adjustable capacitor is illustrated in Figure 7(b), where all four NMOS transistors have a channel width (W) equal to 0.7 μ m and length (L) of 0.18 μ m and capacitors are all multiples of 1,5fF. Figure 7(c) shows the symbol of the proposed PDC.



Fig. 7. (a) a programmable controller delay of 4 bits, (b) schematic detail of the variable capacitor and (c) symbol of proposed PDC (DE OLIVEIRA, *et al.*, 2012).

Figure 8 shows the layout of proposed PDC without the pads, where it is shown 4 bits control (C1, C2, C3, and C4) and V_{in} inputs, and V_{out} output of circuit. Guard rings are used for minimize latch-up effects. The circuit occupies an area of 7µm x 16µm.



Fig. 8. Layout of the one channel of the proposed PDC.

III. THE ANTENNA ARRAY USED IN SIMULATIONS

In order to demonstrate the application of PDC, an array of four antennas of Patch type was prepared, as shown in Fig. 9. With this arrangement, it was possible to collimate the beam to an angular opening of 26 degrees (3 dB) with 8.5dB directivity and sidelobe-12.2 dB, as shown in the elevation radiation diagram of Figure 1.



Fig. 9. Front and Back size view of proposed antenna array for the tests.

This array is formed by four identical antennas, illustrated in Fig. 10, which were firstly used by De Oliveira *et al.* [10], in UWB radar application.



Fig. 10. Geometry of the antenna. (a) Front view. (b) Side view. (c) Back view. (d) Distance between the four antennas of the array [10].

The antenna, which has a total volume of $25 \times 26 \times 1$ mm³ and total antenna array volume of $175 \times 26 \times 1$ mm³, is printed on both the front (radiating element microstrip feed line) and the back (the ground plane) faces of a FR-4 substrate 1mm thick and with dielectric constant of 4.3 [10].



Fig. 11. Simulated VSWR with adopted antenna in solid line and original antenna in dotted line [10].

The U-shape, proposed by [4] in the original antenna, was removed by De Oliveira *et al.* [10] because it favored the response between 3.7 and 4.3GHz. Fig. 11 compares the Voltage Standing Wave Ratio (VSWR) plots for both antennas.



Fig. 12. Simulated radiation patterns at 4GHz with elevation in solid line and azimuth pattern represented in dotted line [10].

The single antenna radiation pattern is shown in the radiation pattern of Fig. 12.

IV. PDC SPICE SIMULATIONS RESULTS

The simulation of PDC circuit in post-layout Spice model shows a controlled delay between 0 and 97.4 ps. Figure 13 shows some possibilities for delay for digital control words $0000_{\rm B}$, $0001_{\rm B}$, $1000_{\rm B}$, and $1111_{\rm B}$. The dark-solid line shows the results for an input pulse *Vin* with 2 V of amplitude and 487 ps of width. The dash-doted blue lines represent the internal PDC signal (*V*_{linha}) for the four different control words in sequence, while the doted red lines represent the output signals of PDC with a delay for each control word.



rig. 15. waveforms of the transition (low-to-high and high-to-low) of PDG for different settings.

In the first case, with the control word 0000_{B} , the intrinsic delay of the circuit is 99.6 ps. Since the proposed PDC was designed to work together for at least two PDCs, this intrinsic delay will be disregarded, which leads to the condition without delay. In the next cases, with the control word 0001_{B} , it is observed a delay of 15.3ps for rise time, and of 17.8ps for fall time. For control word 1000_{B} , they are respectively 41ps and 56.1ps, and finally for the control word 1111_{B} , they are respectively 69.2 and 97.4ps.

Regarding the radar application for the proposed circuit, in order to allow the beamforming in technology Timed-Array with UWB (pulses with a frequency range of GHz), it is required that a precise control of the delay between signal of each antenna of the array reach the range of picoseconds. Here we present the architecture adopted for the precise delay control.

Figure 14(a) shows the proposed PDC in array topology (PDC array) [8]. The circuit consists of four independent channels, with details shown in Fig. 14(b). Each channel consists of a delay line formed basically by two inverters, and between both inverters (at *line_i* node) a digital variable capacitor is introduced, which consists of four capacitors with one node at V_{ss} and the other terminal at a nMOS switch controlled by signals C0-C3 (the other terminal of the switches is connected at node *line_i*).



schematic; and (d) Digital variable capacitor.

The instant when a transition occurs from low-to-high at the input of the first inverter, its output begins a transition from high-to-low of line node signal. However, this transition time varies depending on the configuration of the variable capacitor which will attach one, two, three or four capacitors. Additionally, to increase the delay more effectively, the four capacitors are not with a same value, but start at 1.5 fF (controlled by C0) and doubles the value for the its adjacent one, thus becoming 1.5fF, 3fF, 6fF and 12fF, respectively. The high-low transition leads to a low-high transition in the second inverter output, signal $PDC_{out j}$, and the delay values depend similarly on the capacitive load controlled by C0-C3. Furthermore, the same is true for low-high transitions of the first inverter, but this is not critical, since only the high-low transition matters for the UWB pulse generation.

V. PDC EM SIMULATIONS RESULTS AT UWB TIMED ARRAY RADAR APPLICATION

In order to demonstrate the applicability of UWB Radar in PDC, we designed a transmitter beamforming four identical channels, each one consisting of a PDC in series with a UWB pulse generator and an antenna. The UWB pulse generator used to obtain the UWB pulse, during the postlayout SPICE simulations, was recently proposed by De Oliveira *et al.* [10]. The architecture of the transmitter beamforming (by timed-array capability) is shown in Figure 15.



Fig. 15. A general structure of beamforming transmitter used in simulation tests.

Electromagnetic simulations (EM) were performed in CST Microwave Studio 2011. Initially, the PDCs were adjusted with parameters $(1111_B, 1000_B, 0010_B, and 0000_B)$ which generated the following delays: 96ps on channel 1; 45ps on channel 2; and 18ps on channel 3. The channel 4 did not delay the stimulus signal. As a result of this configuration, we obtained a beam directed to the tank ahead as shown in the diagram irradiation in polar form (Fig. 16(a)) and the 3-D shape (Fig. 16(b) at central frequency of 4GHz.



Fig. 16. (a) Polar Fairfield, and (b) 3D Fairfield obtained with adjustment parameter PDC =1111_B, 1000_B, 0010_B, and 0000_B. (c) Polar Fairfield, and (d) 3D Fairfield obtained with adjustment parameter PDC = 0000_B , 0010_B , 1000_B , and 1111_B .

Then, the PDCs were adjusted with opposite parameters, such as: 0000_B , 0010_B , 1000_B , and 1111_B . As a result, there was a beam directed toward the behind of the tank, as shown in the diagram irradiation in polar form (Fig. 16(c)) and the 3-D shape (Fig. 16(d)).

In the first case, we obtained a beam deflection of approximately 12° with a gain of 7.3 dB and -11dB of sidelode. In the second case, the deflection was 13° with the same gain of 7.3 dB and even sidelobe of -11dB.

VI. CONCLUSIONS

We presented the design of a PDC composed of 0.18 μ m SiGe CMOS technology through an integrated Spice environment with MicroWind 3 and LTSpice 4 VLSI Full custom project tools. The Spice simulation results showed a controllable delay time between 0 and 96ps, which, in the EM tests, with CST Microwave Studio 2011, resulted in a controlled beam with center frequency of 4GHz, with angular width of 27° and variable deflection between 12° and -13°, with a 8.3dB directivity and sidelobe of -11dB. This control was achieved using a digital variable capacitor between the transition line of two static inverters and the ground line that allows controlling of time charging and discharging of the variable capacitor and consequently, control of delay times.

REFERENCES

- ROTHERMEL, A. DELL'OVA, F. Analog phase measuring circuit for digital CMOS ICs. IEEE Journal Solid-State Circuits, v. 28, n. 7, p. 853-856, 1993.
- [2] CHIANG, J. S.; CHEN, K. Y. The design of an all-digital phase locked loop with small DCO hardware and fast phase lock. IEEE Transaction Circuits and Systems II: Analog and Digital Signal Processing. v. 46, n. 7, p. 945-950, 1999.
- [3] BARONTI, F. et al. A self calibrating delay-locked delay line with shunt capacitor circuit scheme. IEEE Journal Solid-State Circuits. v. 39, n. 2, p. 348-387, 2004.
- [4] RAZAVI, B. Design of Monolithic PhaseLocked Loops and Clock Recovery Circuits: Theory and Design. Wiley-IEEE Press. EBook Chapters. P. 1-39, 1996. doi: 10.1109/9780470545492.ch21
- [5] WANG, Y. J.; KAO, S. K.; LIU, S. I. All-Digital Delay-Locked Loop/Pulsewidth-Control Loop With Adjustable Duty Cycles. IEEE Journal of Solid-State Circuits. v. 41, n. 6, p. 1262-1274, 2006.
- [6] KIM, J. Area-efficient digitally controlled CMOS feedback delay element with programmable duty cycle. IEICE Electronics Express. v. 6, n. 4. p.193-197, 2009. doi: 10.1587/elex.6.193.
- [7] NEJAD, M. M.; SACHDEV, M. A Monotonic Digitally Controlled Delay Element. IEEE Journal of Solid-State Circuits, v. 40, n. 11. p. 2212-2219. 2005.
- [8] DE OLIVEIRA, Alexandre M. et al. A complete CMOS UWB Timed-Array Transmitter with a 3D vivaldi antenna array for electronic highresolution beam spatial scanning. In: Microwave & Optoelectronics Conference (IMOC), 2013 SBMO/IEEE MTT-S International. IEEE, 2013. p. 1-6.
- [9] RABAEY, J. M.; CHANDRAKASAN, A.; NIKOLIC, B. Digital Integrated Circuits: A Design Perspective, 2nd Ed. Pearson., 2002. 761p. ISBN: 978-01-309-0996-1.
- [10] DE OLIVEIRA, Alexandre M. et al. Radar Tracking System with 180nm CMOS UWB Transmitter and Small Planar Antenna Array. In: Symposium of Operational Applications in Areas of Defense (SIGE 2012), 2012.



BIOGRAPHIES



João F. Justo is B.Sc. in Physics - University of São Paulo (1988), M.Sc. in Physics - University of São Paulo (1991), and Ph. D. in Nuclear Engineering - Massachusetts Institute of Technology (1997). He is currently an associate professor in the Department of Electronic Systems Engineering of the University of São Paulo. Was visiting associate professor at the University of Minnesota (2007-2008). He has experience in modeling and nanostructured semiconducting materials using atomistic simulations and quantum methods. He is author or co-author of over 100 full articles in refereed journals.



Sérgio T. Kofuji is B.Sc. in Physics - University of São Paulo (1985), M.Sc. in Electric Engineering - University of São Paulo (1988), and PhD. in Electric Engineering - University of São Paulo (1995). He is currently a Group Chief Researcher in PAD of the Integrated Systems Laboratory (LSI) at EPUSP and has experience in Computer Science, focusing on Computer Systems Architecture, acting on the following subjects: high-performance processing, computer architecture, high-speed networks, multimedia communication networks and ATM.



Henri Baudrand is Professor Emeritus at the Ecole Supérieure d'Electronique Electrotechnique Informatique, ENSEEIHT, of National Polytechnic Institute of Toulouse, France, he is member of LAPLACE Laboratory. He is specialized in Modeling of Passive and Active Circuits and Antennas. He is the author and co-author of three books: Introduction au calcul des éléments de circuits micoondes; Optimisation des circuits non linéaires. (in collaboration with M.C.E. Yagoub), and Calcul des circuits microondes par les schémas équivalents.(in collaboration with H.Aubert.). These books are published by CEPADUES Editions Toulouse. He is editor of "New trends and concepts in microwave theory and technics", Research Signpost 2003. He co-signed over 160 publications in International Journals, four chapters in Scientific Books and 250 communications in International Conferences. He is Life Fellow of IEEE Society, Fellow Member of "Electromagnetism Academy" and Senior Member of IEE society. He was President of URSI France commission B for 6 years (1993-1999), President of IEEE-MTT-ED French chapter (1996-2002), and President of International Comity of O.H.D.(Hertzian Optics and Dielectrics) between 2000 and 2004. He is awarded "Officier des Palmes académiques" and Doctor Honoris causa of lasi University (1996).



Jorge R. B. Garay is B.Sc. in Computing (2004) Universidad Inca Garcilaso de La Vega. M.Sc. in Electrical Engineering (2007) - University of São Paulo, and PhD. in Electrical Engineering (2012) - University of São Paulo. He is currently a PAD Group Researcher in the Integrated Systems Laboratory (LSI - EPUSP) and of Interdisciplinary Center in Interactive Technologies (CITI) at USP. He has experience in Electrical Engineering, with emphasis on Wireless Sensor Wireless Networks, Communication, Wireless Communication, Wireless Networks and Pervasive Computer Architectures, Computing, Service-Based Architectures, and Cyber-Physical System.



Leandro Tiago Manera is B.Sc. in Electrical Engineering with Electronic emphasis – Lins Engineering School (1999), M.Sc. in Electrical Engineering (2002) - University of Campinas, and Ph.D. in Electrical Engineering (2010) -University of Campinas. Post doctorate in Microelectronic with Electrical Measures emphasis, acting on the following topics: semiconductor devices, noise measurements of high and low frequency, bolometrics sensors, modeling of MOS transistors and HBT, simulators manufacturing process, multiproject chip antennas and RF designs. He is currently Professor Doctor College of Electrical and Computer Engineering at the State University of Campinas.



Alexandre M. De Oliveira is B.Sc. in Electrical Engineering with Computer emphasis - Catholic University of Santos (2008), M.Sc. in Electrical Engineering (2012) - University of São Paulo, and a Philosofy Doctor student in the University of São Paulo. He is currently Group PAD Researcher in the Integrated Systems Laboratory (LSI) at EPUSP. He is Member of Brazilian Microwave and Optoelectronics Society (SBMO), Member of Brazilian Society of Electromagnetism (SBMag), Member of Institute of Electrical and Electronics Engineers (IEEE), and Member of Brazilian Association for Engineering Education (ABENGE). He is reviewer of the Analog Integrated Circuits And Signal Processing at Springer, and reviewer of the Scientific Journal of Federal Institute São Paulo (SINERGIA). He is professor at Federal Institute of Education, Science and Technology of São Paulo, Unimonte, FALS and Faculdade Praia Grande, with experience in Electrical Engineering, with emphasis on VLSI Design, UWB I-Radar, Timed-array propagation, Microwave and Electromagnetism, and Numerical Methods and simulations for Electromagnetism.